

# Exploiting Locality in DRAM

Xiaodong Zhang

Ohio State University



Collaborations with

Zhao Zhang (Iowa State University)

Zhichun Zhu (University of Illinois at Chicago)


# Where is Locality in DRAM?

- DRAM is the center of memory hierarchy:
  - High density and high capacity
  - **Low cost** but **slow access** (compared to SRAM)
- A cache miss has been considered as a constant delay for long time. **This is wrong.**
  - **Non-uniform access latencies exist within DRAM**
- **Row-buffer** serves as a fast cache in DRAM
  - Its access patterns here have been paid **little attention.**
  - Reusing buffer data **minimizes** the DRAM latency.
- Larger buffers in DRAM for more locality.

# Outline

- Exploiting locality in Row Buffers
  - Analysis of access patterns.
  - A solution to eliminate conflict misses.
- Cached DRAM (CDRAM)
  - Design and its performance evaluation.
- Large off-chip cache design by CDAM
  - Major problems of L3 caches.
  - Address the problems by CDRAM.
- Memory access scheduling
  - A case for fine grain scheduling.


# Locality Exploitation in Row Buffer



# Exploiting the Locality in Row Buffers

- Zhang, et. al., Micro-33, 2000, ([W&M, now at Ohio State](#))
- **Contributions of this work:**
  - looked into the access patterns in row buffers.
  - found the reason behind misses in the row buffer.
  - proposed an effective solution to minimize the misses.
- The result in this paper has been **adopted** in Sun UltraSPARC IIIi Processors and other types of processors, operating on millions of workstations, servers, and, embedded CPUs.

# DRAM Access = Latency + Bandwidth Time



Row buffer misses come from a sequence of accesses to different pages in the same bank.

# Nonuniform DRAM Access Latency

- Case 1: Row buffer hit (**20+ ns**)

col. access

- Case 2: Row buffer miss (core is precharged, **40+ ns**)


row access col. access

- Case 3: Row buffer miss (not precharged,  $\approx$  **70 ns**)

precharge row access col. access

# Amdahl's Law applies in DRAM

- ◆ Time (ns) to fetch a 128-byte cache block:



- ◆ As the bandwidth improves, DRAM latency will decide cache miss penalty.


# Row Buffer Locality Benefit

$$Latency_{\text{row buffer hit}} < Latency_{\text{row buffer miss}}$$

Reduce latency by up to **67%**.


Objective: serve memory requests  
**without accessing the DRAM core** as  
much as possible.

# Row Buffer Misses are Surprisingly High




- Standard configuration
  - Conventional cache mapping
  - Page interleaving for DRAM memories
  - 32 DRAM banks, 2KB page size
  - SPEC95 and SPEC2000
- **What is the reason behind this?**


# Conventional Page Interleaving



Address format



# Conflict Sharing in Cache/DRAM




- **cache-conflicting**: same cache index, different tags.
- **row-buffer conflicting**: same bank index, different pages.
- address mapping: **bank index  $\subseteq$  cache set index**
- **Property**:  $\forall x \forall y$ ,  $x$  and  $y$  conflict on cache  $\Rightarrow$  also on row buffer.

# Sources of Misses


- **Symmetry**: invariance in results under transformations.
- Address mapping symmetry **propogates** conflicts from cache address to memory address space:
  - **Cache-conflicting addresses** are also row-buffer conflicting addresses
  - **Cache write-back address** conflicts with the address of the to be fetched block in the row-buffer. (**write-back page replaces the fetched page, which will be re-fetched to row buffer before loading to cache**)
  - **Cache conflict misses** are also row-buffer conflict misses.

# Breaking the Symmetry by Permutation-based Page Interleaving




# Permutation Property (1)

- Conflicting addresses are distributed onto different banks




# Permutation Property (2)

- The spatial locality of memory references is preserved.




# Permutation Property (3)


- Pages are uniformly mapped onto **ALL** memory banks.




# Row-buffer Miss Rates



# Comparison of Memory Stall Times



# Measuring IPC (#instructions per cycle)



# Where to Break the Symmetry?

- Break the symmetry at the **bottom level** (DRAM address) is **most effective**:
  - Far away from the **critical path** (little overhead)
  - Reduce the **both** address conflicts and write-back conflicts.
  - Our experiments confirm this (**30%** difference).

# Impact to Commercial Systems

- Critically show the address mapping problem in **Compaq XP1000** series with an effective solution.
- Our method has been adopted in Sun UltraSPARC IIIi processor: **XOR interleaving**, or **permutation interleaving**
  - Chief architect Kevin Normoyle had intensive discussions with us for this adoption in 2001.
  - The results in the Micro-33 paper on “**conflict propagation**”, and “**write-back conflicts**” are quoted in the Sun Ultra SPARC Technical Manuals.
  - Sun Microsystems has **formally acknowledged** our research contribution to their products.
- It is also used in Sun’s Gemini dual-core processor.

# What roles does UltraSPARC IIIi Play?

- UltraSPARC IIIi is a flagship processor in Sun products.
  - Up to 1.593 GHz
  - L2 cache: 1 MB on-chip, 4-way associative
  - Multiprocessor: up to 4 processors
- In a wide range of Sun computer products:
  - **Sun Fire servers** (V210, V240, V250, and V440 Servers)
  - **Workstations and Desktops**: Sun Blade 1500 series.

# Acknowledgement from Sun Microsystems

Sun Microsystems, Inc.  
Mailstop UNWK20-310  
7788 Gateway Boulevard, Bldg. 20  
Newark, CA 94560

July 15, 2005



Jason P. McDevitt, Ph.D.  
Director, Technology Transfer Office  
College of William and Mary  
Corner House, 402 Jamestown Road  
P.O. Box 8795  
Williamsburg, VA 23187-8795

Dear Mr. McDevitt,

In response to your request, Sun provides the following:

Sun Microsystems, Inc. has applied the permutation-based memory interleaving technique, called "XOR interleaving" or "permutation interleaving", as proposed by Zhao Zhang (Ph.D.'02), Zhichun Zhu (Ph.D.'03), and Xiaodong Zhang (Lettie Pate Evans Professor of Computer Science and the Department Chair) at the College of William and Mary, in the Sun UltraSPARC® IIIi processor.

A paper about this technique entitled "A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality" was published in the 33rd Annual IEEE/ACM International Symposium on Microarchitecture (Micro-33, pp. 32-41, Monterey, California, December 10-13, 2000). A chief finding demonstrated in the report by the three researchers was that address mapping conflicts at the cache level, including address conflicts and write-back conflicts, may inevitably propagate to the DRAM memory under a standard memory interleaving method, causing significant memory access delays. The proposed permutation interleaving technique proposed a low cost solution to these conflicts problems.

This statement is an acknowledgment of Sun's use of the technique for Sun's purposes and is neither an endorsement of the technique nor recommendation of its use by others.

Sun, Sun Microsystems, and the Sun logo are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.

Very truly yours,

A handwritten signature in black ink, appearing to read "Marc Tremblay", written over a horizontal line.

Marc Tremblay  
Sun Fellow, Vice President & Chief Architect

# Other Impacts

- **Several other processor chips use the xor permutation:**
  - AMD Geode, Geode LX, and GX3 processors
  - Mobile Intel 4 Series Express Chipset Family
  - NVIDIA Chipset (GeForce 7025/Nforce 630a)
- **In Architecture Textbooks**
  - *Memory Systems: Cache, DRAM, Disks*, B. Jacob, et. al. (2005)
  - *Microprocessor Architecture*, J-L. Baer (2009)
- **Supporting multiple DRAM patents**
  - Programmable DRAM (HP)
  - Low power DRAM (Freescale Semiconductor Inc.)

# Acknowledgement from Sun Microsystems

- Sun Microsystems, Inc. has applied the permutation-based memory interleaving technique, called "XOR interleaving" or "permutation interleaving" as proposed by Zhao Zhang (Ph.D.'02), Zhichun Zhu (Ph.D.'03), and Xiaodong Zhang (Lettie Pate Evans Professor of Computer Science and the Department Chair) at the College of William and Mary, in the Sun UltraSPARC IIIi processors.
- A paper about this technique entitled "A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality" was published in the 33rd Annual IEEE/ACM International Symposium on Microarchitecture (Micro-33, pp. 32-41, Monterey, California, December 10-13, 2000). A chief finding demonstrated in the report by the three researchers was that address mapping conflicts at the cache level, including address conflicts and write-back conflicts, may inevitably propagate to DRAM memory under a standard memory interleaving method, causing significant memory access delays. The proposed permutation interleaving technique proposed a low cost solution to these conflict problems.

Marc Tremblay, Sun Fellow, Vice President & Chief Architect


# Outline

- Exploiting locality in Row Buffers
  - Analysis of access patterns.
  - A solution to eliminate conflict misses.
- **Cached DRAM (CDRAM)**
  - **Design and its performance evaluation.**
- Large off-chip cache design by CDAM
  - Major problems of L3 caches.
  - Address the problems by CDRAM.
- Memory access scheduling
  - A case for fine grain scheduling.

# Can We Exploit More Locality in DRAM?


- **Cached DRAM**: adding a small on-memory cache in the memory core.
  - Exploiting the **locality in main memory** by the cache.
  - **High bandwidth** between the cache and memory core.
  - **Fast response** to single memory request hit in the cache.
  - **Pipelining multiple memory requests** starting from the memory controller via the memory bus, the cache, and the DRAM core (if on-memory cache misses happen).

# Cached DRAM






# Improvement of IPC (# of instructions per cycle)



# Cached DRAM vs. XOR Interleaving

( $16 \times 4$  KB on-memory cache for CDRAM,  
 $32 \times 2$  KB row buffers for XOR interleaving among 32 banks)



# Cons and Pros of CDRAM over xor Interleaving

- **Merits:**

- **High hits** in on-memory cache due to high associativity.
- The cache can be **accessed simultaneously** with DRAM.
- **More cache blocks** than the number of memory banks.

- **Limits:**

- Requires an **additional chip area** in DRAM core and additional management circuits.

# Outline

- Exploiting locality in Row Buffers
  - Analysis of access patterns.
  - A solution to eliminate conflict misses.
- Cached DRAM (CDRAM)
  - Design and its performance evaluation.
- **Large off-chip cache design by CDAM**
  - Major problems of L3 caches.
  - Address the problems by CDRAM.
- Memory access scheduling
  - A case for fine grain scheduling.


# Large Off-chip Caches by CDRAM

- Large and off-chip L3 caches are commonly used to reduce memory latency.
- It has some limits for large memory intensive applications:
  - The size is still limited (less than 10 MB).
  - Access latency is large (10+ times over on-chip cache)
    - Large volume of L3 tags (tag checking time  $\propto \log(\text{tag size})$ )
    - Tags are stored off-chip.
- Study shows that L3 can degrade performance for some applications (DEC Report 1996).

# Can CDRAM Address L3 Problems?

- What happens if L3 is replaced CDRAM?
- The size of CDRAM is sufficiently large, however,
- How could its average latency is comparable or even lower than L3 cache?
- The challenge is to reduce the access latency to this huge “off-chip cache” .
- “Cached DRAM Cache” (CDC) addresses the L3 problem, by Zhang et. al. published in *IEEE Transactions on Computers* in 2004. (Ohio State)

# Cached DRAM Cache as L3 in Memory Hierarchy



# How is the Access Latency Reduced?

- The tags of the CDC cache are stored on-chip.
  - Demanding a very small storage.
  - High hits in CDC cache due to high locality of L2 miss streams .
- Unlike L3, the CDC is not between L2 and DRAM.
  - It is in parallel with the DRAM memory.
  - An L2 miss can either go to CDC or DRAM via different buses.
  - Data fetching in CDC and DRAM can be done independently.
- A predictor is built on-chip using a global history register.
  - Determine if a CDC miss will be a hit/miss in CDC-DRAM.
  - The accuracy is quite high (95%+).

# Modeling the Performance Benefits

- **L3 Cache System:**

Average memory access time = Hit\_Time (L1) + Miss\_Rate (L1)  $\times$  Miss\_Penalty (L1),

where Miss\_Penalty (L1) = Hit\_Time (L2) + Miss\_Rate (L2)  $\times$  Miss\_Penalty (L2),

where

Miss\_Penalty (L2) = Hit\_Time (L3) + Miss\_Rate (L3)  $\times$  Memory\_Access\_Time.

- **CDC System:**

Average memory access time = Hit\_Time (L1) + Miss\_Rate (L1)  $\times$  Miss\_Penalty (L1),

where Miss\_Penalty (L1) = Hit\_Time (L2) + Miss\_Rate (L2)  $\times$  Miss\_Penalty (L2),

where

Miss\_Penalty (L2) = Hit\_Time (CDC\_Cache) + Miss\_Rate (CDC\_Cache)  $\times$  Miss\_Penalty (CDC\_Cache)

- Miss\_Penalty(L2) for each system is the determining performance factor.

# Miss\_Penalty (CDC\_Cache)

- A CDC\_Cache miss requests the **predictor** to determine where to search the missed data: **CDC-DRAM** or the **main memory**?
- Three possibilities of Miss\_Penalty (CDC\_Cache):
  - prediction is correct, and hit in CDC\_DRAM: **CDC\_DRAM access time**;
  - prediction is correct, and hit in main memory: **memory access time**;
  - prediction is wrong, and data miss in CDC\_DRAM: **CDC\_DRAM access time + memory access time**.
- Note: P is the **prediction accuracy** in %.
- **Miss\_Penalty (CDC\_Cache) =**  
$$\begin{aligned} & \text{CDC\_DRAM\_Access\_Time} \times (1 - \text{Miss\_Rate (CDC\_DRAM)}) \times P \\ & + \text{Memory\_Access\_Time} \times (1 - \text{Miss\_Rate (CDC\_DRAM)}) \times (1-P) \\ & + \text{Memory\_Access\_Time} \times \text{Miss\_Rate (CDC\_DRAM)} \times P \\ & + (\text{CDC\_DRAM\_Access\_Time} + \text{Memory\_Access\_Time}) \times \text{Miss\_Rate (CDC\_DRAM)} \\ & \times (1-P) \end{aligned}$$

# Parameters of the Two Systems (Zhang et. al., TC, 04)

## ■ Hardware Parameters

$\text{Memory\_Access\_Time} = 2.5 \times \text{CDC\_DRAM\_Access\_Time} = 100 \text{ cycles}$

$\text{Hit\_Time (L3)} = 1.2 \times \text{Hit\_Time (CDC\_Cache)} = 24 \text{ cycles.}$

## ■ Workload Parameters (for 64MB CDC, 8 MB L3)

$\text{Hit\_Rate (CDC\_Cache)} = 58.6\%$

$\text{Hit\_Rate (CDC\_DRAM)} = 76.2\%$

$\text{Prediction Accuracy} = 96.4\%$

$\text{Hit\_Rate(L3)} = 42\%.$

## ■ L3 System:

$\text{Miss\_Penalty(L2)} = 1.2 \times \text{Hit\_Time (CDC\_Cache)} + 58\% \times \text{Memory\_Access\_Time}$

# Comparing Miss\_Penalty (L2) between L3 and CDC Systems

- In CDC System:

$$\begin{aligned} \text{Miss\_Penalty (L2)} &= \text{Hit\_Time (CDC\_Cache)} + (1 - 58.6\%) \times \\ &\quad (1/2.5 \times \text{Memory\_Access\_Time} \times 76.2\% \times 96.4\% \\ &\quad + \text{Memory\_Access\_Time} \times 76.2\% \times 3.6\% \\ &\quad + \text{Memory\_Access\_Time} \times 23.8\% \times 96.4\% \\ &\quad + (1/2.5 \times \text{Memory\_Access\_Time} + \text{Memory\_Access\_Time}) \times 23.8\% \times 3.6\%) \\ &= \text{Hit\_Time (CDC\_Cache)} + 41.4\% \times \\ &\quad (0.294 \times \text{Memory\_Access\_Time} \\ &\quad + 0.027 \times \text{Memory\_Access\_Time} \\ &\quad + 0.229 \times \text{Memory\_Access\_Time} \\ &\quad + 0.012 \times \text{Memory\_Access\_Time}) \\ &= \text{Hit\_Time (CDC\_Cache)} + 0.233 \times \text{Memory\_Access\_Time} \end{aligned}$$

- $\text{Miss\_Penalty(L2) of L3} / \text{Miss\_Penalty(L2) of CDC} = 1.89$ 
  - 89% more latency in L2 miss in the L3 system than that in the CDC system.

# Advantages and Performance Gains


- **Unique advantages**

- Large capacity, equivalent to the DRAM size, and
- Low average latency by (1) **exploiting locality** in CDC-cache, (2) **fast on-chip tag checking** for CDC-cache data, (3) **accurate prediction** of hit/miss in CDC-DRAM, and (4) high bandwidth data transfer from CDC-DRAM.

- **Performance of SPEC2000**

- Outperforms L3 organization by up to 51%.
- Unlike L3, CDC does not degrade performance of any.
- The average performance improvement is 25%.

# Performance Evaluation by SPEC2000fp



# Outline


- Exploiting locality in Row Buffers
  - Analysis of access patterns.
  - A solution to eliminate conflict misses.
- Cached DRAM (CDRAM)
  - Design and its performance evaluation.
- Large off-chip cache design by CDAM
  - Major problems of L3 caches.
  - Address the problems by CDRAM.
- Memory access scheduling
  - A case for fine grain scheduling.

# Memory Access Scheduling

- Objectives:

- Fully utilize the memory resources, such as buses and concurrency of operations in banks and transfers.
- Minimizing the access time by eliminating potential access contention.
- Access orders based on priorities make a significant performance difference.

- Improving functionalities in **Memory Controller**.




# Basic Functions of Memory Controller

- **Where is it?**
  - A hardware logic directly connected to CPU, which generates necessary signals to control the read/write, and address mapping in the memory, and interface other memory with other system components (CPU, cache).
- **What does it do specifically?**
  - Pipelining and buffering the requests
  - Memory address mapping (e.g. XOR interleaving)
  - Reorder the memory accesses to improve performance.


# Complex Configuration of Memory Systems

- **Multi-channel memory systems** (e.g. Rambus)
  - Each channel connects multiple memory devices.
  - Each device consists multiple memory banks.
  - Concurrent operations among channels and banks.
- **How to utilize rich multi-channel resources?**
  - Maximizing the concurrent operations.
  - Deliver a cache line with critical sub-block first.

# Multi-channel Memory Systems



# Partitioning A Cache Line into sub-blocks




- Smaller sub-block size  
→ shorter latency for critical sub-blocks
- DRAM system:  
minimal request length
- **Sub-block size = smallest granularity available for Direct Rambus system**

# Mapping Sub-blocks onto Multi-channels

Evenly distribute sub-blocks to all channels

→ aggregate bandwidth for each cache request



# Priority Ranks of Sub-blocks

■ **Read-bypass-write:** a “read” is in the critical path and requires less delay than write. A memory “write” can be overlapped with other operations.

■ **Hit-first:** row buffer hit. Get it before it is replaced.

## ■ Ranks for read/write

- **Critical:** critical load sub-requests of cache read misses
- **Load:** non-critical load sub-requests of cache read misses
- **Store:** load sub-requests for cache write misses

■ **In-order:** other serial accesses.


# Existing Scheduling Methods for MC

- **Gang scheduling:** (Lin, et. al., HPCA'01, Michigan)
  - Upon a cache miss, all the channels are used to deliver.
  - Maximize concurrent operations among multi-channels.
  - Effective to a single miss, but not for multiple misses (cache lines have to be delivered one by one).
  - No consideration for sub-block priority.
- **Burst scheduling** (Cuppu, et. al., ISCA'01, Maryland)
  - One cache line per channel, and reorder the sub-blocks in each.
  - Effective to multiple misses, not to a single or small number of misses (under utilizing concurrent operations in multi-channels).

# Fine Grain Memory Access Scheduling

- Zhu, et., al., HPCA'02 (W&M, now at Ohio State).
- Sub-block and its priority based scheduling.
- All the channels are used at a time.
- Always deliver the high priority blocks first.
- Priority of each critical sub-block is a key.

# Advantages of Fine Grain Scheduling



# Experimental Environment

## ■ Simulator

- SimpleScalar 3.0b
- An event-driven simulation of a multi-channel Direct Rambus DRAM system

## ■ Benchmark


- SPEC CPU2000

## ■ Key parameters


- Processor: 2GHz, 4-issue
- MSHR: 16 entries
- L1 cache : 4-way 64KB I/D
- L2 cache: 4-way 1MB, 128B block
- Channel: 2 or 4
- Device: 4 / channel
- Bank: 32 / device
- Length of packets: 16 B
- Precharge: 20 ns
- Row access: 20 ns
- Column access: 20 ns

# Burst Phase in Miss Streams


Execution Time with Multiple Memory Accesses



# Clustering of Multiple Accesses




# Percentages of Critical Sub-blocks




# Waiting Time Distribution


179.art




# Performance Improvement: Fine Grain Over Gang Scheduling



# Performance Improvement: Fine Grain Over Burst Scheduling



# 2-channel Fine Grain Vs. 4-channel Gang & Burst Scheduling



# Summary of Memory Access Scheduling

- **Fine-grain priority scheduling**
  - Granularity: sub-block based.
  - Mapping schemes: utilize all the channels.
  - Scheduling policies: priority based.
- **Outperforms Gang & Burst Scheduling**
  - Effective utilizing available bandwidth and concurrency
  - Reducing average waiting time for cache miss requests
  - Reducing processor stall time for memory accesses

# Conclusion

- **High locality exists in cache miss streams.**
  - Exploiting locality in row buffers can make a great performance difference.
  - Cached DRAM can further exploit the locality in DRAM.
  - CDCs can serve as large and low overhead off-chip caches.
  - Memory access scheduling plays a critical role.
- **Exploiting locality in DRAM is very unique.**
  - Influence the design of IBM embedded DRAM in blue gene/L, and Hitachi Cache DRAM for streaming servers).
  - Introducing new concepts/contents in architecture and computer organization teaching.